



Context Update of Aquila Interoperability Package (Aquila Lite) - Control Architecture and Philosophies

13th June 2024


Dong Chen

- Recap Context
- Control Architecture
- Specifications to de-risk control interactions
- Demonstration of generic model co-simulated with GE supplied model

Flow Chart before Commissioning Project Aquila




Benchmark System



- Radial Network
- Earthing assumptions:
 - Full bipolar terminals unearthed
 - DCSS earthed via low resistance
 - Rigid bipolar terminals earthed via low resistance
- In simulation, the differences between rigid and full bipolar sections are represented by different impedance values of neutral lines
- Control power driven by AC dynamics is future work

- Defining the interfaces of primary control and electrical connection in a vendor agnostic manner
 - performance defined by TSO
 - delivered by vendor
- Secondary control cascaded to the inputs of primary control orders
 - Designed By TSO (HVDC Centre)
 - delivered by vendor
 - ✓ Power control
 - ✓ DC voltage bias control
 - ✓ Neutral Current Control
 - ✓ MIMO optimization functions in future work

What to specify and what to test?




- We ask vendor's converter to deliver a performance as a controllable voltage source behind a virtual impedance
- We test the I/O controllability of set values, V_{ref} and $Z(j0)$
- We scan the equivalent impedance $Z(j\omega)$ over broad frequencies in single converter test


- 1. Security domain of power flow
 - “CX-Index” as a global scaler index
 - How “far” an operating point is from the completion of no-load energization
- 2. Small-signal MIMO non-minimum-phase stability over broad frequencies
 - Interaction stability
 - Transfer stability
 - Local stability
- Additional one: robustness against measurement error

Dummy Specifications for Interaction Stability

- Envelopes of frequency-dependent admittance (I/V) of converter
- Solver Input: Network Impedance → Solve Output: Envelopes of Converter Impedance



Solve the envelopes in every 0.5 Hz




Envelope of admittance up to 50 Hz (or more)

MVMT-HVDC Test Scheme

Modelling



Upload



We are here now



Swap generic model with vendor supplied black-boxes in real-time co-simulation



4 principle HVDC Converter Vendors

Operate



Computing the model for 100,000 ~1000,000 times per second...

RTDS Technologies

Verify

Terminal Measurement based offline assessment

Monitor and Analysis



Informing technical specifications of MVMT-HVDC (Aquila) project